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Abstract
Minimizing the total wire length is an important objective in VLSI layout design. In this
paper we consider the problem of minimizing the total wire length during I-dimensional (I-D)
compaction. Assume we are given a layout. containing nh horizontal wires, nlJ vertical wires,
and rectilinear polygonal layout. components c.omposed of 7l r vertical edges. We present an
O(n/, ·nlogn) time algorithm for generating, from the constraint graph corresponding to the
initial layout, a layout of minimum lotal wire length, 11 ::::: 1I1J + n r . Our algorithm generates,
among all the layouts having minimum total wire length, one orminimumlayout width, assuming
that compaction is done along the horizontal direction. We also consider a number of other
compaction problems in which a relationship between the layout width and the total wire length
is specified. For example, we present an O(llh' nlogn) time algorithm to determine a layout
minimizing the objective function 0" W + {j. f, where w is the layout width and I is the total
wire length, 0', {j > 0; i.e., we consider optimizing a tradeoff function between the layout width
a~<!.Jlt~lotal wire length.
Keywords: Analysis of algorithms, constraint graphs, layout width, I-dimensional compaction,
wire length, VLSI layouts .
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Introduction

The process of converting a symbolic layom into an actual layout satisfying the design rules and
minimizing a set of objective functions is known as compaction [3, 5, 7, 9]' Minimizing the area is

generally considered the most crucial objective function, with minimizing the wire length being the
next relevant one. In this paper we present new and efficient I-dimensional compaction algorithms
that minimize the area as well as the total wire length. W.l.o.g. we assume that compaction is done

in the horizontal direction. Hence, minimizing the area of the layout is equivalent to minimizing
the layout width, and minimizing the total wire length is equivalent to minimizing the total length
of the horizontal wires. We present an algorithm that generates, from a given constraint graph, a
laYOlI t of minim lUll total wire length having minimum width among all layouts having this minimum
total wire I(>ngth. We also consider a number of other relationships between the layout width and
the total wire length and present efficient algorithm!> for the following problems:
• Given a width w, find a layout of minimum total wire length among ailiayonts having width
at most ·w.
• Given a length 1, find a layout of minimum width among all layouts having total wire length
at most

t.

• Given a. tradeoff function

0:. W

+ f3·1

between the width wand the total wire length 1, and

eonstants 0:,13 > 0, find a layout minimizing

0:. W

+ (3 ·1.

by 13 units is equal to decreasing the total wire length by

Conceptually, decreasing the width
0:

units.

Like many layout problems, the objective of compaction can be phrased in terms of wellstudied combinatorial problems.

In [4, 5, 8] the problem of minimizing the total wire length

during I-D compaction is formulated in t<>rlllS of a minimum cost network flow problem. Using
these formulations and the fastest known algorithms for network flow [2], results in an O(n/i .
nlogn) time algorithm for minimizing the total wire length, where n is the number of vertices
in the constraint graph and

nh

is the number of horizontal wires in the layout.

Compaction

algorithms that can solve the system of inequalities arising from the compaction constraints by
solving shortC'st path eomputations are often referred to as grapll-based compaction algorithms [5J.
In [tI, 13], graph-based compaction algorithms minimizing the total wire length are described, but
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the algorithms have an exponential worst-case running time. Graph-based compaction algorithms
provide insight into the compaction process that is different from the insight gained from a network
flow formulation. In this paper we present an O(nh· nlogn) time graph·based algorithm that
generates a layollt of minimum total wire length having minimum width among all the layouts
achieving the minimum total wire length. Our algorithm thus represents an alternative approach
to the network fiow formulation with same asymptotic running time. Our algorithm requires only
elementary data structures and graph-theoretic concepts to achieve this running time. At the same
time, it generalizes in a natural and intuitive way to the other compaction problems defined above.
Our algorithms assume that the layout elements in the layout area are either layout components
of rectilinear polygonal shape or vertical and horizontal wires. During compaction, layout elements
are allowed to slide horizontally as long

a..'i

no two layout elements overlap and the relative order

of the layout elements is preserved. A configumtion of a layout assigns every layout element an

:z;-

position in the layout area. If not stated otherwise, we assume that a configuration is feasible (i.e.,
the x-positions associated with the layout elements result in a layollt satisfying the constraints).
During compaction we allow horizontal wires to change their length (i.e., they are considered to be
flexible objects), but we do not consider the automatic insertion of jogs into vertical wires.
Assume we are given a configuration C consisting of n" horizontal wires, n'IJ vertical wires, and
rectilinear polygonal layout components composed of n r vertical edges. Our wire-length minimizing
algorithm generates a layout havill,e; minimum total wire length and whose width is minimized
among all layouts having this total wire len,e;th. Our algorithm generates this layout in O(nh·n logn)
time with an O(nIL +(nlJ +n r ) log (nlJ

+

1t

r )) preprocessing time for generating the constraint graph,

where n is the number of vertices in the constraint graph. The main idea underlying our algorithm
is the following. We identify groups of layout elements whose simultaneous movement to the right
rp<lllH's thE' total wire length. \Vp thC"n move such groups of layout f'1f'IllE'nts to the right as Illuch
as possible without changing the positions of the other layout elements and the topology of the
layout. We iteratively perform these steps until the total wire length can no longer be reduced
by moving layout elements to the right. This approach is conceptually similar to the ones used
in [11, 13]. Our contribution lies in developing an efficient method for identifying layout elements
whosr' 1ll0Vr'Ill("nt to thE' rigllt rr'duc('s tll<.> total wirt' lcngth and which guarantees that this process
terminates in at most

n" iterations.
3

The paper is org-anlzed as follows. In Section 2 we give the relevant definitions. In Section

a we

address the correctness of the approach used by our algorithms. Sections 4 and 5 present

all'!;orithms for partitioning proulems on directed trees which are a crucial component of our wirelength minimizing algorithm. In Section 6 we describe the algorithm generating a configuration of
llullimum total wire length, prove its correctness and claimed running-time. Section 7 discusses how
to

~eneralize

the approach used in our wire-length minlmlzing algorithm to solve other width/wire-

length optimization problems. In Section 8 we discuss possible extensions and modifications in the
underlying layout model.

2

Preliminaries and definitions

Let C he the initial configuration containing n v vertical wires,
polygonal layout components composed of

1l r

nIL

horizontal wires, and rectilinear

vertical edges. A vertical (resp. horizontal) wire is

defined as a vertical (resp. horizontal) line segment which at each endpoint is incident to either a
layout component or a horizontal (resp. vertical) wire and no endpoint of another wire is incident
to any other position of this vertical (resp. horizontal) wire. Figure l(a) also shows a partitioning
of the wires into vE'_rtical and horizontal wires. The information about configuration C is represented
by a constraint graph which contains the visibility information and the distances between layout
elements -in-tIle horizontal direction.- -As will-be discussed further in Sect-ion-8;-our approach does
not depend ou the assumptiou that visibility and distances are the mustraints.
The vertices of the constraine graph correspond to the cells of the layout which are determined as
foUows. Partition the layollt components and wires into maximal sets, so that each set represents
one rigid object that cau only move as one entity. One such rigid object is called a cell of the
layout. Since our algorithms treat the horizontal wires as flexible objects, ceUs contain only layout
cotlllwuC"nts <Inc! vC"rtiral wire'S. Vlf' introdll("(' two fictitious rC"rtangll!;tr \I'!lIs having a height ('<[ual
to the height of the layout. One of these ceUs, Uf, is positioned immediately to the left of the
leftmost ceU in the layout and the other one, Un is positioned immediately to the right of the
rightmost cell. The distance between VI and Ur in C corresponds to the width of the initial layout.
The existence of these two ceUs will allow us to nuniInize and control the width of the generated
l"Ollfi,e;uratioll whilC' minimizing the total wire length. Figure l(b) shows the cells induced by lite
configuration shown in Figure l(a). The dashed lines represent cells VI and UT'
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figure 1: (a) A layont. (h) The' cc'lls of the layout. (c) The constraint graph of the layollt of (a).
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vertical wire VI

horizontal wire
vertical wi['c V2

X2

Xl

Figure 2: Three wires forming a "step".
Let n be the number of cells in configuration C to which we added U, and Ur , n ::; n u +u r +2. Let
(;c = (Ue, ..Ie) be the constraint /?;raph corresponding to configuration C with

vertex

lti

Wei =

represents cell (Ii. Cell Uj is vi8ible from cell (Ii if and only if one can draw a horizontal

line II connecting Ui and Vi such that H starts at position
H connects lJi and Uj , and no position between

Xl

and

X2

Xl

and ends at position x.!. l

XI

on cell Vi belongs to a vertical wire and position

Xl ::; :1:2,

on line H is occupied by a cell. Every

horizontal line Il has a le-ngth associated with it. In general, its length is x·lposition

u. Throughout,

:1:2

Xl.

However, when

on cell Ui also belongs to a vertical

wire such that the two vertical wires are connected by a horizontal wire forming a "step" (as shown
in Figure 2), then the length of horizontal line H is the distance between the central lines of these
two vertical \vires:-In auiiTf-grid model with unit-width wires, this length -is X2 =- Xl + 1. The reason
for this definition of the distancl'_ in this particular situation is to allow the two vertical wires to
coUapsp into one vPftical wire should the length of the horizontal wire go to zero. An arc from
vertex

U;

to lti in (;e models the fact that cell Ui is visible from cell lJi. Every edge (ui,ui) of the

constraint graph has a nonnegative weight w(ui,ui) assigned to it. The weight is the minimum
over all distances Msociated with horizontal lines connecting cells Ui and Ui.
With f'aeh vertex
For vertices

Ur

and

Ui

Ui,

of the constraint graph we associate a value pot(Ui), called its potential.

we set pot(n r ) =

-1 and pot(ul) = +!.

For any other vertex

Ui,

pot(ud is

equal to the number of the left endpoints minus the the number of right endpoint of the horizontal
wires incident to reU Ui. In other words, a left endpoint of a horizontal wire incident to a cell
contributes +1, a right endpoint contributes -1, and the potential is the sum of the contributions.
Figure l(c) shows the cOllstraint graph corresponding to the configuration shown in Figure l(a).
The entry above or below each vertex name represents the potential of the vertex.
6

Given a configuration, its constraint p;raph Ge: = (Ue,A e ) can be built in D(n"
1l

r )log (n.,

+ n r ))

+ (n., +

time by using standard balanced tree operations [10, 12]. Vertex U r (resp. ud is

the sink (resp. source) in Ge. Furthermore,

IAcl =

D(n) and, if the constraint graph contains the

arcs induced by visibility as described above, G e is a planar graph that can contain cycles.
We next define a number of ?;raph-theoretic terms that will be used throughout the paper. Let
G = (V, A) be a directed graph and G' = (V, E) be its undirected version. We say

G' is connected (in the undirected sense). If (;' is a tree, then we call
spanning jore8t F of G is a subgraph of

a consisting of mutually

that every vertex of G is in one directed tree. A vertex
E'xists a directed path from

Vj

to

Vi

Vi

a is connected if

a a di'~cted iI"ee.

A directed

vertex-disjoint directed trees so

is reachable from vertex

Vj

in G if there

in G. We say that every vertex is reachable from itself. A

non-PllIpty subgraph (;r = (Vr , Ilr) (not necQssarily connected) of graph G is called right-8plitable
from G if every vertex in V reachable from a vertex in Vr is also in Vr • A non-empty subgraph
Gt = (\It, At) of graph G is called left-splitable from

a if the subgraph of G induced

by vertex set

V \ VI is right-splitable from G.

Let (u;,

'Uj)

Let (,'/ = (\II,

be an arc in the constraint graph Ge:. If w(u;, Uj) = 0, we say arc (Ui' Uj) is tight

Ad

be a connected subgraph of Gc containing only tight arcs. G/ is a tight component

of Gc if (,'t is a maximal connected suhgraph containing only tight arcs. A vertex incident to no
ti?;ht ar~is_ ccOnsidered t.o (orm a tight wmponent by itself. The potential of Gt is defined by the
~umlllation of the potentials of all vertices ill 11/; Le., pot(Gd = LIJEV, pot(v). G/ is positive (resp.

negatillc) if the potential of Cit is positive (rE'sp. negative). Figure 3 shows the tight component of
the constraint graph in Figure l(c). The subgraph induced by the vertices

Ul, U2, U3,

and

U4

is a

positivI' right-split able subgraph of potential 3.

3

Correctness of overall approach

In this section we prove the correctness of a wire-length minimizing algorithm based on the idea of
identifying positive right-splitable subgraphs in the tight components. Our wire-length minimizing
algorithm uses this idea, but in order to achieve the claimed time bound, the approach is somewhat
modified, as is discussed at the end of this section.
COllsider a mnfi~uratioll C and ils constrainL graph G c . Lel (;/ be a light compouent of Ge,
and let Gt,r be a right-splitable subgraph of

a/.

If C/,r is positive, the cells corresponding to the
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Figure 3: The tight component of the constraint graph in Figure l(c).
vertices in Chr are incident to

lllOTe

left endpoints than right endpoints of horizontal wires. Hence,

if we silllultaneously move the rells corresponcliul!; to the vertices in

Gt,r

a positive distance to the

right, without changing the positions of the other cells and the relative order of the cells, the total
wire length in C is reduced. Since

(;t,r

is a positive right-splitable subgraph of a tight component,

the cells corresponding to the vertices in Gt,r can move at least one position to the right (without
affecting the positions of the other cells). For example, the vertices corresponding to cells U3 and
[14 form a positive right-splitable subgraph in the tight components of the constraint graph shown

in Figure i(c). Moving cells U3 and U4. one position to the right reduces the total wire length by
:3._3Ne-summarize the above discussion--in-the---following-lemma.
Lemma 3.1 Let G t be

(l

tight component of a constraint graph Gc and Gt,r be a positive right-

.~]Jlitablc subgmph of G t • Then, moving the cells corresponding to the vertices in Gt,r one position

to the l'ight

l"(~s1Jll,~

in a configumtion of shoT·te,· total wire length.

Clearly, if C· is a configuration of minimum total wire length, then no tight component of
its constraint ~raph {·ontains a positivE' right-splitable snbgraph. [II order to use the existence of
positive right-splitable sllbgraphs as a termination criterion for an algorithm, we need to show that,
if a configuration is not a configuration of minimum total wire length, then at least one of its tight
components contains a positive right-splitable subgraph. This is shown in the next lemma.
Lemma 3.2 If configuration C is not a configuration of minimum total wire length, then there

exists at least one tight comp07lent in the constraint graph Gc containing a positive right-splitable
subgmph.
8

Proof: Let xc( U;) denote the x-position of the leftmost vertical edge of cell U; in any configuration

c.

W~

first show that there exists a configuration C· of minimum total wire length that contains a

c('ll [Ii :mcl1 that xc(U;) = xc·(U;) and xc(Uj)::; xc,(Uj) for all j:j:. i. Let C· be a configuration of
minimuill total wire length. Align configurations C and C- so that cell UI is at position 0 in both
configurations; i.e., xc( UI) = xc·( [1/). Let dis(j) = xc· (Uj) - xc( Uj) for every cell Uj. If all dis(j)'s
are nonnegative, the claim holds with i =

t. Hence, assume that some dis(j)'s are negative. Among

the dis-vahtes. let dist(i) be the smallest one. Consider the configuration obtained by shifting all
cells in C- -disCi) positions to the right. It is easy to see that the new configuration, call it

e' , is

also one of minimum total wire length. MOfC'OVN, Xc(Ui) = XC,(Ui) and xc(Uj)::; xc,(Uj) fOT all
j:j:. i. [Ieuep.. the claim follows.

Let

C~

he a configuration of minimum total wire length satisfying the al:love claim. By USlllg

the Jlositions of the cells in C· we show the existence of a positive right-split able subgraph in
configuration
.)0

e.

We define a sequencl'. of c-onfigurations Co, C1 , C2 , • •. ,Cj" as follows. Co = C. Let

= {UjlxC( Uj) < xc·( Uj)}j i.e., set So contains all the cells in Co that need to move to the right in

order to get to the position assigned in configuration C". Push all cells in So simultaneously to the
right until at least one cell reaches its position in C'". The resulting configuration is C1 . In general,
for a configuration CI, define.)1 = {Ujlxcl(Uj) < xc·(Uj)}. When St -:fi 0, CI+t is the configuration
__ ol~Jaim'_(J ]l.Y-!!JQyjn~the c~llf:i in StsjlJlultaneQ_u~.ly---.t~Ul)~J:igbt untit one cell reaches its position in

C·. Obviously, Ck = C·.
Let \II be the set of vertices In the eonstraint /!;raph of Gc corresponding to the cells in S"

o::;

l ::; k. Since C is not a configuration having minimum total wire length, there must exist an 1

such that the total wire length is decreased when going from C, to CI+1. The subgraph induced by

lit has positive potential and, according to the construction of .'it, it is a right-splitable subgraph of
Gc. Thus Gc contains a positive right-splitable subgraph. 0
The above two lemmas imply that an algorithm based on the idea of iteratively finding positive
right-splitable subgraphs and generating a new configuration based on the movement to the right
induced by these sul:lgraphs, will eventually generate a configuration of minimum total wire length.
Our wire-length minimizing al/!;orithm clops not exactly proceed this way. The reason is that we
do nol know of an efficient algorithm for determining a positive right-splitable subgraph in a tight

9

r,omponent.

In om algorithm we represent every tight component G/ by a spanning forest F,

and find positive ri,e;ht-splitable subtrees in every tree of the spanning forest F/. We show that
positive right-splitable subtrees of maximum potential can be found in linear time for a given tree.
Obviously, a right-splitable subtree of a tree in F/ does not necessarily correspond to a right-split able
subgraph of the tight component (;/. However, if G t contains a positive right-splitable subgraph
(;t,r

of potential pot(Gt,r), then there exists a set of right-spUtabie subtrees of total potential at

least pot(Gt,r) in any spanning forest of (;t. We show how to apply, over a number of iterations,
arc additiOllS and arc deletions to the spanning forests representing the tight components so that
we identify spannin!!; forests whose right-splitable subtrees do indeed represent a right-splitable
sub,e;raph for

(,'t.

'We show that after at most

nIL

iterations, where

nIL

is the number of horizontal

wires. with each iLl'I'atiOIl identifying positivI? right splitable subtrees, we generate a confi,e;uratioll
of minimum total wire Iengtll. The next two sections describe algorithms that are applied to every
tree in the spanllin!!; forests representing the tight components and which are a major component
of our wire-length minimizing algorithm.

4

Finding positive right-splitable subtrees

III

a directed tree

Let T = (V,A) be a directed tree in which every vertex has a potential associated with it. In this
section -we describe a linear time algorithm to determine a set of subtrees- of-T- so that
(i) every subtree in this set is a positive right-spUtable subtree of T,
(ii) the subtrees are pairwise vertex-disjoint, and
(iii) the potential of the set is a maximum over all sets of subtrees satisfying conditions (i) and

(ii) .
This algorithm is refined and extended in Section 5 to handle right-spUtable subtrees of zero potential in a way crucial for our wire-length minimization algorithm.
The positive right-splitable subtrees of T are recorded by assigning to every vertex of T the
status "S" Dr "M". Vertices with status "Mil correspond to the vertices in the positive rightsplit able subtrees. As already mentioned in the previous section, positive right-splitable subgraphs
correspond to sets of celis in the layout whose movement to the right reduces the total wire length.
The algorithm finding right-splitable subtrees is used to determine right-splitable subgraphs in
10

ti,e;ht components and the status "M" assigned to vertices stands for this possible future movement.
Analogously,

as" stands for cells

that stay at their cutrent positions.

The positive right-splitable subtrees ofT are determined in two phases. The first phase computes
for every vertex

1l

and a tree T" containing vertex u two quantities, poLm(Tu, u) and poLs(T" , 'u).

The quantity poLm(T", u) (resp. poLs(T", u)) is the maximum potential over all sets of (vertexdisjoint) right-splitable subtrees of Til. including vertex u (resp. not including u). Observe that

poLs(Tu , u) ;::: 0, but that poLm(Tu , u) can be negative.
Let POT-PRS(T", u) be the algorithm computing entries poLm(Tul u) and pot-s(Tu, u) ("PRS"
stands for positive right-splitable). Algorithm POT-PRS is recursive and which trees are associated
with each vert('x during the calls is determined during the recursion. Let v be an arbitrarily chosen
VNtpX in tree T. Thp initial call tD POT-PRS is made with tree T and vertex v as the two
arp;UIllp.lItS.

Then, max{poLm(T,v),pot...s(T,v)} is the value Df the maximal potential Dver all

Sf'ts of (vertex-disjoint) right-split able subtrees Df T. The second phase of the algorithm uses the
computed quantities tD determine the status of every vertex so that the potential of all vertices
having status "M" is max{poLm(T,v),pot...s(T,v)}.
The base case fDr the algorithm computing the pot-m(·) and poLs(.) entries represents the
situation when T" consists Df a single vertex, namely vertex u. In this case the only right-splitahle
subtre~_gfTu-.i§ T"jtself

and thus we set poLm(T",u) = pot(u) and poLs(T",.ul-= O.

Assume now that T" contains at least two vertices. Assume u has k arcs cDming from vertices
ILl. u:.!, ... ,

~ubtree

UJ.- and l

MCS

going to vPrtices

containin,e; vertex

Uj

u~. +1> ul.:+:.!, ... , UI.:+I,

k

+l

;::: 1. Let T,,; he the directed

after the arc (u,u;) (or (u"u)) is deleted from T". The value of

poLs(Tu1 u) is determined by
I.:

LpoLs(T,,;, u;)
;=1

1.:+1

+

L

max {poLs(T,,] , uj),poLm(T"J' Uj)}.

]=1.:+1

The reasoning is the following. Since the vertex u cannot be included into any right-splitable subtree
of T", no vertex

Ui

incident to an arc coming into vertex u can be in a right-split able subtree of

T". Hence, the cDntribution to poLs(Tu,u) made by subtree T"i is poLs(Tu;,uil. Every vertex Uj
incident to an arc gDing- alit from vertex

U

is free tD be included into a right-splitable subtree Df Tu '

The contribution made to poL~(1-", Il) by subtree T,,] is thus max {poLs(T"J' uj),poLm(TuJ , ·Uj».

11

Algorithm POT-PRS:
[npul: A directed tree T u = (VI" flu) and a vertex U E Vu .
Outpul: pol-m(T", u) and poL~(Tu, u).
1. If~, = {u} then poLm(T", u)

2.
:3.
'I.
5.
6.

pOl(u), poLs(Tu,u) .- 0, return;
For each vertex Ui, where (Ui,U) E Au do call POT-PRS(T,,;,'ui);
For each vertex Uj, where (1t,Uj) E A" do call POT-PRS(T"l' Uj);
poLs(T,., u) +- L:(u;,U)EA" poLs(T,." 'Ui)
+ L:(u,")Efl" max (poLs(T"j' Uj), poLm(Tu), Uj)};
poLm(T" , 'u) +- L:(U,UJ)EA" poLm(Tu) , Uj)
+ L:(U;,U)EA u max (poLs(Tu;, Ui),poLm(T,,;, lli)} + pot(u);
return.
+-

Fip;nre 4: Algorithm POT·PRS
The value of ]JoLm(T", u) is dE'tPrlllined by
!.:+I

k

L

]JoLm(Tuj , Uj)

j=k+1

+ L III ax (poL~(T"i' Ui), pol-meT,,;, Ui)} + pot(u).
;=1

Since vertex u is required to be in a right-splitable subtree of T", every vertex Uj incident to an
arc outgoing from u is also included in the right-splitable subtree.

]JoLm(T,,,'u) coming from subtree T UJ is poLm(TuJ,uj). Every vertex
into u is free to be included into
is l~l~Jpol-=s(Tu;,

Itj),

it

Hence, the contribution to
U;

incident to an arc coming

right-sputable subtree ofTu and its contribution to poLm(T", u)

pol-m(T"i' :U...i.) L __ TlUL.uotential of vertex u

IS

als_Q illLd_e.d to pol-meT,,! u).

Figure 4 l?;ives a detailed description of al,e;orithm POT-PRS.
From the above discussion and tllf'. description given in Figure 4 it is clear that the entries

poLm(T, v) (resp. poLs(T, v)) represent the maximum potential achievable by right-splitable subtrees of T that include (resp. do not include) vertex v. The running time of algorithm POTPRS(T,v) is D(W]), where V is the vertex set ofT.

After algorithm POT-PRS computed the poL~(-) and poLm(·) entries for every vertex in T,
the second phase of the algorithm identifies the positive right-sputable subtrees yielding maximum
Jlotential by assigning the appropriate status to every vertex. Let algorithm SM-STATUS be the
algorithm performing the assignment. Let u be a vertex and T" be the subtree of T containing
vertex

U

so that the entries poLm(T", u) and poLs(T". u) were computed by algorithm POT-PRS.

Thl? initial call to all?;orithm SM-STATUS is madC' with tree T <Lnd vNtex v as the arguments, where
v is the same vertex used in the initial call of algorithm POT-PRS.
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At the begin of algorithm ST-STATUS(Tu,u), the status of vertex u mayor may not already
have been determined by an earlier recursive call. If the status of vertex u has not yet been
detf'rntined, it is determined as foUows. If poLs(Tu , u) < poLm(Tu , u), u is a vertex in the collection
of subtreE's achieving a potential of max{poLm(Tu, u),poLs(Tu,

un and

u is thus assigned the

status "M". Otherwise, u is <Uisigned status "S". Observe that we do assign u the status "S" if

]JoLs(Tu , u) = poLm(Tu , u); i.e., we decide for status "S" in case of a tie.
Assume again that vertex u has k arcs coming from vertices
to vertices

Uk+l,Uk+2, ... ,Uk+/_

Ut, U2, ... , Uk,

and l arcs going

Let T u ; be the directed subtree containing vertex

Uj

after the arc

(u, u;) (or (Ui, 'u)) is deleted from T u .

C:ollsidf']" a vprtex

Ui

"S", thpn thl:' :-italus of
n'striction

01\

'/li

incident an arc milling into vp.rtex

'It,

1 :::; i :::; k. If the status of u is

mllst also he "S" _ If tlte status of U is "M", u's status does nol impose a

the status ofu; and

Ui'S

status is not yet decided. We invoke SM-STATUS(Tu;, u;) to

detPflllinC' the status of Ui, if necessary, and to handle the remaining vertices in tree T Il ;_ Let Uj be
a vertex incident an arc going out from u, k + I :::; j ::; k + 1. If the status of u is "M", then
belong to the same right-splitable subtree and its status is set to "M" _ If the status of

U

Uj

must

is "S",

the status of Uj is determined at the next level of the recursion. We invoke SM-STATUS(TuJ,uj)
to handle the remaining vertices in tree T"J- See Figure 5 for a detailed description of algorithm

SM-SJ'J\TJ1S,
AftPl' algorithm SM·STATUS has determined the status of all vertices in the directed spanning
tree T. tIll:> vp.rtices a]"e partitioned into two sets, the vertices -with status "M" and the vertices
with status "S". Everyone of these two sets consists of a collection of subtrees of T. Let Fm be
the forest reprE'senting the directed subtrees of T formed by the vertices with status "M", and let

Fs be the forest representing the directed subtrees of T formed by the vertices with status as".
Obs(lrve that ]1ot( Fm ) = max{poLm(T, v ),poL~(T, 'I7)}, where v is the vertex of T used in the first
caU to POT-PRS (and SM.STATUS)_ A subtree in Fm is called a moving tree and a subtree in Fs
is caUed a staying tree, respectively. The following lemma is used in Section G when we prove the
correctness of our algorithm.
Lemma 4.1 Let F,u be the forest repl'esenting the set of right-splitable subtrees ofT with maximum

potential. Let '1~" be a moving tree in forest Fill' Then, Till is a positive right-splitable subtree of T
and

ClICf'Y

left-.~plilable subtree

of T", has positive potential.
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Algorithm SM-STATUS:
Input: A directed tree T" :::: (V"' Au) and a vertex u E Vu'
Output: Status of every vertex in T1,.
1. If status(u) has not been determined then

2.

:J.
4.
5.
6.
i.

R.
9.

begin
If poLm(Tu , u) > poLs(T" , u)
then status(u) ;---- "M"
else stat1ls( u) ;---- "5";
end;
For each vertex Ui, where (u;,u) E Au do
begin
If status(u) ::::"5" then status(u;)..,..- "S";
call SM-5TATUS(Tu ;, ud;
end;
For f'<Lch vertex Uj, where (u,Uj) E A" do
begin
If status(u) :::::"M" then status(uj) ;---- "M";
call SM.STATUS(T"" Uj);
end;
return.

Figure 5: Algorithm SM-STATUS
Proof: By the rules of how the status assignments are made in algorithm SM·STATUS, it follows
that Till is right-spUtable from T. If the potential of T m would be negative, then deleting Till
from Fm would increase the potential of F ml whkh contradicts our definition of F m • Hence, the
potf'lItial of Tm is not ne,e;ative. Similarly, if T m would contain a negative left-splitable suutree,
then hy deletilll=!: this left-splitable subtree from T"" we would increase the potential ofTm and thus
of Fm . Hence, any left-splitable subtree of Tm has a non-negative potential.
Assume now that pot(Tm )

:::::

o.

Let u be the first vertex (in time) in T m whose status is

determined in algorithm SM-STATUS. Let T u be the subtree of T containing vertex u and for
which the entries poLs(Tu,u) and pOl-m(T,,! u) were evaluated. From the choke of u it follows
that T m is a right-split able subtree of T u . Furthermore, for every arc (x, y) in T u with x ~ Tm
and y E T m , we have status(x) ::::: "5". Since pot(Tm )

::::

0, changing the status of every vertex

in T", from "M" to "S" does not change the potential of the moving trees determined for T u .
Hence, poL~(Tu, u) :::: poLm(T", u). However, u received status "M' which implies pOi-s(T" , u) <

poi-m(T", u), resulting in a contradiction for assuming pot(Tm )

::::

O. The argument for showing

that T", cannot contain a left-spUtable subtree with potential zero is similar and 1s omitted. 0
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5

Finding the zero trees in a staying tree

The la.:;t sec~iolL described a linear time algorithm to partition a givP'll directed tree l' into two

forests Fm and Fs so that the trees in F,,, aTe positive right-splitable subtrees of T with maximum
potential. In this section we present an algorithm that further refines the trees in F s by determining
for every tree T s in Fs subtrees having a potential of zero. We call these subtrees the zero trees.
The identification of zero trees is crucial for achieving the claimed running time of our wire-length
minimizing algorithm. During the compaction process zero trees represent groups of cells whose
movement to the right will not chanp;e the total wire length. We start by giving the precise definition
of the zero trees. A

1I01l-PlUpty

subtr!'p. T:: of T s is a ze1'O t7'ee of Ts if the following two conditions

hold:
(i) pot(T;::) ::: 0 and

T~

contains no proper right-split able subtree having potential zero.

(ii) Let (u,v) be an arc of T s with

'IL

in

T~

and v not in

T~.

Then, v belongs to another zero

subtree of T s '
Figure 6 shows a staying tree and its three zero trees. Observe that the zero trees of a given
staying tree are unique. We record the zero trees by assigning the vertices belonging to a zero tree
status "Z". [n addition, the zero trees are labeled; i.e., for every vertex u with status "Z" label(u)
corresponds to the index of the zero tree u belongs to_ Let V s be an arbitrarily chosen vertex in

T s · The first step in identifying the zero trees in T a is a call to algorithm POT-PRS(Ts , v s ). Since
T s is a staying tree, we know that the maximum potential of a right-splitable subtree of T s is zero;
i.e., poLm(Ts , v s )

:5

poLs(Ta, v s )::: O. However, the entries poLm(·) and poLs(·) computed during

this call to algorithm POT-PRS are needed during the detection of the zero trees.
Let algorithm Z-STATUS be the algorithm detecting and labeling the zero trees. Algorithm ZSTATUS has two arguments, a tree Ts,u and a vertex u of Ts,u, with Ta,u being a subtree of staying
tree T a • As done in the algorithms described in the previous section, the trees are determined
during the execution of the algorithm. Observe that Ta,u is not necessarily a right·splitable subtree
of T s. At the time Z-STATUS(Ta,u, u) is invoked, the status of vertex u mayor may not already
havE' been updated by an earlier recursive call. By updating we mean that it was determined that
the status of u remains "S" or that u does belong to a zero subtree (and thus has now status "Z").
III Figure 7 we give a detailed description of algorithm Z-STATUS to which we refer in the following
15
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Figure 6: A staying tree and its zero trees.
discussion. Let L be the global index used for numbering the zero subtrees, with L=1 initially.
Assume the status of vertex u has not heen updated. The invariant wuditioll that holds for a

vc>rtex

110t

yet updated

<1,t

the hegin of Z-STATUS(Ts,,,, 'U) is poLm(T.. ,Ul It) $ lJOLs(Ts,l.l' 'u) = O.

This rondition is ol>viously true when Z-STATUS is invoked with staying tree Ts and vertex

VS'

Furthermore, it is true whenever Ts,u is a right-splitable sulltree of T s (otherwise the assumption

that T.. is a staying tree would be violated). When Ts,u is not a right-splitable subtree of T s'
the invariant Illay not hold.

Actions taken by previous calls will guarantee that vertex u has

already been updated whenever poLm(Ts,u, u) > poL~(Ts,u, u). The updating is done as follows. If
poLm(Ts,u, u)
lL

< poLs(Ts,Ul u) :::: 0 there exists no right-splitable subtree of Ts,u containing vertex
1

ancl !JavingJwtential zero. Hel!!;!O!,J;he st.atns of

U

r_emains_~'S':. Otherwise---Ci .e.,.poL111(Ts,u'u) =

]JoLs(Ts,ln u) = 0), there f'xists a zero tree containing

1t

and we make the necessary updates (see

lines Vi in Figure 7).
Let

Ul,U2, ... ,Uk

be the vertices incident to the incoming arcs and

Uk+l,Uk+2, ... ,Uk+1

be the

vertices incident to the outgoing arcs of vertex u in tree Ts,u, respectively. Let Tu; denotes the tree
containing vertex
Itj

11.;

after the arc (u, Ui) (or

incident to an outgoing arc of

and we thus have pOLm(Tu }, Uj)

'U,

:s;

(Uil

'u)) has been deleted from Ts,u' Consider a vertex

I.: + 1 :s; j :::; I.:

+ l.

Tree

Till

is a right-splitable subtree of T s ...

pOLs(Tui , Uj) = O. The decision of what happens to vertex

Uj

depends on the already updated status of vertex u. Assume first that the status of u is "Zoo. In
order to satisfy condition (ii) of the definition of a zero tree 1 vertex
tree. The value of poLm(TuJ , Uj) determines whether
newly c!"tpcted

Z"TO

tree. If poLm(TIl1 ,

zero potential containing vertex

Uj_

Ilj)

Uj

Uj

must also belong to zero

belongs in the same zero tree as u or in a

= 0, thC'I\ tree

Till

contains a right-split able subtl'ee of

In order to guarantee that no zero tree contains another zero
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Algorithm Z-STATUS:
Input: A staying tree T.'/,u = (V..,u, A."u) and a vertex u E V..,u.
Output: I\. labeling of the zero trees in Ts,u.
l. If status(u) has not been updated then

begin
2.
IfpoLm(Ts,,,,u) < poLs(T"u,u) then status(u) +- "5";
3.
If poLm(Ts,,,, u) = poLs(Ts,u, u) then
begin
'I.
stat'Us('lL) .,..- "Z";
2).
label(u) .,..- Li L..- L + 1;
end;
end;
6. For e-ad vertex ltj, where (u,Uj) E A.'/,u do
begin
7.
If statusCu) ="Z" then
begin
8.
status(uj) .,..- "Z";
9.
IfpoLm(Ts,u,'u)= a then label(uj) +- L, L +- L+ I;
10.
IfpoLm(T..,u,u) < 0 then label(uj) +- LabeL(u);
.end;
_
11.
call Z-STATUS(T"" Uj);
end;
12. For e-ach VE'rtex Ui, where (Ui,U) E A" .. do
begin
13.
If status(u) ="8" then status(ud _ "S";
14.
If statlts(u) ="Z" and poLm(T.. ,uj' u;) > 0
15.
then status(u;) +- "Z",label(ui) _label(u);
16.
call Z-STATUS(T"" Ui);
end;
17. return.
Figure 7: Algorithm Z-STATUS
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tree, this tree and thus vertex

Uj

must belong to a zero tree different from the one vertex

to. Line 9 performs the necessary updates. If poLm(TuJ , Uj) < 0, then vertex

Uj

U

oelongs

belongs to the

same zero tree as vertex u and line !O is executed. 'VVhen the status of u is "8", then the status
of vertex

Uj

is not updated at thls point, but at the next level of recursion. The last action to be

taken for vertex

Uj

is to invoke a call to Z-STATUS(TuJ , Uj).

Consider now a vertex

Uj

so that the arc (Ui,U) is an incoming arc of vertex u, I:::;

i:::;

1.:. If the

status of u is "S", then the status of Uj must also be "S" (otherwise condition (ll) of the definition
of a zero tree is violated). Assume now that the status of u is "Z". Since T,,; is not a right-splitaole
tree. poLm(T,,;, Iti) > 0 is possible. If poLm(T"i' 'Ui) > 0, then vertices Ui and u must belong to the
sallle zero subtrce. The reasoning is as follows: we know

U

belongs to a zero tree and if

1Li

would

not belong to tltis zero tree, then we would have found a. right-sptitable subtree of positive potential
(forIlled hy the vPftices in the zero tree containing

U

and the vertices of T"i giving a potential of

poLm(T"" It;)). This is not possible. Line 15 is executed in this case. If poLm(T""ut}:::; 0, vertex
IIi

is not updated. Observe that these actions guarantee that the invariant condition for updating

a vprtpx are satisfied; namely, that a vertex

'Ui

with poLm(Tui,ui) > 0 has been updated when

Ui

is an argument for algorithm Z-STATUS. Simllar to the outgoing arcs, the last action to be taken
for vertex

1Li

is to invoke a call to Z-STATUS(T"i' !til, as done in line 16.

It follows from the stru.cture of Z-STATUS that the. running time of Z-STATUS(Ts , v s ) is linear
III

the number of vertices of tree T s • After algorithm Z-STATUS has updated the status of every

vertpx in tree T s , wp have partitioned the verticcs of T s into those belonging to zero trees and
thosE' whose status remained "S". From now on when we refer to a staying tree we mean a tree
contaillinp; V('fticcs with :;tatllS "S" after algorithm Z-STATUS has identified the zero trees. We
refer to the staying trees present before the zero trees were identified as the staying trees generated
by algorithm SM-STATUS. The foUowing two lemmas state properties of zero trees and staying
trees that are relevant to the correctness of our wire-length minimizing algorithm.

Lemma 5.1 Let T s be a staying tree generated by algorithm SM-STATUS and let T:: be a zero tree
oJTs identified by algorithm Z-STATUS. Then, any proper, right-splitable subtree oJT:: has negative
potential.
Proof:

By the definition of a zero tree, T:: contains no proper right-splitable subtree having

potential zero. Assume T:: contains a right-splitable subtree T::,r having positive potential. Then,
18

T::,r, tog-ether with the zero trees of T s containing vertices that can be reached by vertices in T::.,n

represents a positive right-splitable subtree in T s .
algorithm SM-STATUS and contains

110

However, Ts is a staying tree generated by

positive right-splitable subtree. The lemma follows. 0

Lemma 5.2 Lel T~ be a 8taying tn~e produced by algorithm Z-STATUS. Then, any 1·ight-splitable

8ubtrcc of T~ has a negative potential.

Proof:

Assume that T s is the staying tree containing T; before invoking algorithm Z-STATUS.

Assume first that T~ contains a right-sp!itable subtree T:,r having positive potential. Then, T:,T
and all the zero trees of T s containing vertices that can be reached by vertices of T:,r form a
positive right-splitable subtree of T a • However, T s cannot contain such a subtree. Consider now
the situation when T~ contains a ri/!;ht~splitable subtree of zero potential. Such a subtree would
represent another zero tree for T s and its existence violates

OUf

assumption about

T~.

Hence, the

lemma follows. 0

6

Minimizing the total wIre length

We now return to the problem of generating a configuration of ntinimUlll total wire length. Recall
that relevant terminology and definitions were given in Section 2 and the overall approach was
discussed-in Sedion 3. We start by (Iescribing the algorithm, then prove its- "Correctness and show
its O( n" . nlol'!; n) funning time.

6.1

The algorithm

Ollr wire-length minimizing algorithm performs of a number of iterations, with the information

generated by each iteration corresponding to a configuration. Let C be such a configuration at the
beginning of an iteration. At the start of an iteration we have available the constraint graph Gc
whose arc weights are set with respect to the distances between cells in configuration C, and the
tight components of the constraint graph. Recall that every vertex of Gc represents a cell in C and
that every cell belongs to exactly one tight component. For the first iteration of the algorithm, this
information can ue generated in O(n" + (n v + n r ) log (n v + n r )) time from the initial configuration,
as stated in SC'("tion 2. In addition, (,\'C'Ty tight compolIC'nt

(,'I

is l'C'prC'senled by a directed spanning

forest Ft· The first iteration chooses an arbitrary directed spanning tree of G 1 as Fl. Given these
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~raphs and spannin~ forests at the begin of an iteration, we start the itera~ion by partitioning-

every directed tree in a spanning forest into moving, zero, and staying trees using the algorithms
described in the previous

~wo

sections.

Lemma a.I statC's that a positive right-splitable subgraph of a tight component G I corresponds
to a spt of cells that can move at least one position to the right and that this movement reduces
the total wire length. The positive right-splltable subtrees determined for the trees in spanning
forest FI do not necessarily represent a positive right-splltable subgraph of Ct. Thus, they may not
correspond to ceUs that can move one unit to the right. The remainder of an iteration determines
which positive right-splltable subtrees do correspond to positive right-splltable sllugraphs of tight
('Qillponellts, how much cells corresponding to vertices in moving and zero trees move to the rig-ht,
and how to update the forests for the next iteration.
Till' process of how much the cells corresponding to vertices of status "M" or

az"

move to the

ri/1;ht can bp visualized through plowing-. Imagine a plow in the form of a vertical straight line
positioned to the left of the leftmost cell. The plow moves to the right pushing along some cells and
passing over others, according to the following rules. When the plow touches a cell corresponding
to a vertex of a moving or zero tree T, the plow pushes all cells in tree T along. On the other
hand, if the plow touches a cell of statns "S", it simply moves across this cell. Once the plow has
tOllch_e,(Lc~lls and is Pllslting .them along, a cell being p_ushe.d can touch a celLnot yet being pushed.

The rilles are now somewhat different. If a cell being pnshed and belonging to a tree T' touches a
cell in

it

mavin/!; or zero tree T, all the cells corresponding to vertices in T are being pushed along.

On the other hand, if a cell of tree T ' touches a cell of status "5", then aU the cells corresponding
1

to vertices in T stop being pushed by the plow. In tenus of the status, we can interpret this as
assigning to the vertices in T ' the status "S". The setup will be such that eventually every cell will
have status ';S" and the plow will have moved across all cells. At this point the plOWing process
stops and the new positions of the cells represent a new configuration.
The plowing described above is accomplished by performing a single-source shortest path computation. The shortest path computation is done on a dlrected, weighted graph G = (V, A) obtained
from the moving, zero, and staying trees and the constraint graph Gc as follows. Every vertex in G
('orrC'sponds to C'itl1('r <l. 1ll0viIl~, zero ot' st<l.yillp;- trN'. L('t

1';

and

ing trees T Vi and Tv), respectively. There is an arc from

Vi

to Vi in G, if the constraint graph Gc

20

't'J

!><> two wrtic('s in C l'epresent-

contains an arc from a vertex in Tv, to a. vertex in Til}' The weight of the arc
the minimum weight amon!!; all the weights of arcs in G c that induce the arc

(Vi, Vj).

able to lise a single-source algorithm. we add a special vertex Va. For every vertex
a staying tree, we include an arc froUl

Vi

to va with weight

W(Vi,VO) =

in G is set to

(Vi, Vj)

In order to be
Vi

representing

O.

In Section 6.2 we show that for every vertex of G representing a moving or a zero tree there
exists a path to a vertex representing a staying tree. After having created graph G, we determine for
every vertex

Vi

representing a moving or zero tree the shortest path from

a :staying tree. Since for pvery vertex
arc

(17j, 110)

Vj

with j

i=

Vi

to a vertex representing

0 representing a staying tree we introduced an

with weight zero, we can view the path computation as a single-source shortest path

problpllI (we simply ,ompute- the shortest path from vo to every vertex in the reversed graph). Let
T he til(' tree containing the short£'st path information we are interested in (Le., T is the union of

the shortest paths from all vertices representing a moving or zero tree to vol. The length of the
shorte-st path from vertex
TIl;

Vi

to

110

represe-Ilts the distance the cells corresponding to the vertices in

move to the right. ThIs movement results in a new configuration and we npdate the weights

of the constraint graph Gc to correspond to this new configuration. The final action taken in an
iteration is the generation of the new directed spanning forests representing the tight components
of Gc and this is described next.
___ The _new spanning forests are_formed by includlng _the _arcs in_the moving, zero, and- staying

trees.

TIH':SP

arcs were tight at the beginning of the iteration and, since the cells corresponding

to ve-rtices in these trees moved the sallH'. amount or not at all, these arcs are still tight in the
generated constraint graph. In addition, we include the following arcs. For any arc
Vj

:f:.

110

(Vi,Vj)

with

belonging to the shorte-st path tree T there exlsts at least one corresponding arc (having

the sallie weight) in the constraint graph Gc. For any such arc (Vi, Vi) choose one corresponding
arc ill the constraint graph Gc and call it a c.ritical arc. In the just generated constraint graph the
critical arcs are tight, Le., their weight is equal to zero. All critical arcs are included into the new
spanning forests. This completes the description of one iteration.
The running time of one iteration is D( n log n) and is established as follows. Given the spanning
forests of the tight components of the constraint graph, the moving, zero, and staying subtrees are
dE'te-rminC'd in O(n) timC'. Using thC'sC' subtrC'e's <tne! the arcs of the constraint graph, graph
up in O(n) time. Graph G is not a planar graph (introducing the arcs from Vi to
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110

c: is set

may destroy

planarity) and it has O(n) arcs. Using- Dijkstra's algorithm on G [1], we determine the shortest path
tree T in O(nlogn) time. The final updating (i.e., updating the weights of arcs in the constraint
graph and forming the new directed spanning forests) can be cOlllpleted in O(n) time.
To complete the description of the algorithm, we need to state its stopping criterioll. The
first action taken in an iteration is the identification of moving, staying, and zero subtrees. The
algorithm terminates (without constructing graph G' and performing a shortest path cOIllputation)
when

110

movin/!; tree. is identified. Observe that if the spanning forests contain no moving subtrees,

they only contain zero trees. This follows since the potential of the constraint graph is zero and the
C'xistence of a staying tree implies the existence of a moving tree. Furthermore, when no moving tree
is found. no light c_omponent of the constraint graph contains a positive right-splitable subgraph.

6.2

Correctness

In this spction we prove that the algorithm described in Section 6.1 generates a configuration of
minimum total wire length that also minimizes the width over all configurations having minimum
total wire length.
We start hy showing that in graph G there exists, for every vertex

Vi

representing a zero or

a. moving tree, a path to a vertex representing a staying tree. Let Tv; he the tree represented by
ve-rtex

IIi

in G. Consider first the case when T lli contains a vertex corresponding to a cell that

is incident to a left endpoint of a horizontal wire whose right endpoint is not incident to a cell
rOffe-sronding to a vertex in T,,;. If the riF;ht endpoint of this horizontal wire connected to a cell in
a staying tree, the claim follows. Assume the right endpoint is incident to another moving tree or a
zero tree-. Let Tv} be this tree. Tree T"J must contain at least one cell incident to the left endpoint
of a horizontal wire whose right endpoint is not incident to a cell in Tv). Continuing this argument,
we traVPTse in G a sequence of vNtices corresponding to either zero or moving trees. Eventually,
we must reach a vertex whose corresponding tree contains cells incident to more right endpoints
than left endpoints. Such a vertex corresponds to a staying tree.
Assume now that tree

Til;

is a zero tree in which for every cell incident to a left endpoint of a

horizontal wire the right ('lldpoint of this wire is incident to a cell also in Tv;. In order to show
that there exists a path from

Vi

to a vertex representing a stayin?; tree, we make use of the two

fictitious cells U, and Ur, which are represented by vertices
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u/

and U r , respectively, in the spanning

forest and the constraint graph. Let

'L'r

l>e the vertex in G that corresponds to the tree containing

vertex U r. Let Tv~ be this tree. Cell Ur corresponds to a vertical line to the right of the rightmost
cpU in the layollt and hence there exists in C; a path from
according to the above discussion, there exists a path from
tree. Combining the path from

Vi

to

Vr

Vi
Vr

to

If Tv~ is a moving tree, then,

Vr .

to some vertex representing a staying

with this path, gives a path from

Vi

to a vertex representing

a staying tree. Assume now that Tv, is a zero tree. Since pot(u r ) = -:} and pot(Tv~) = 0, vertex
u/,

which has potential

+1, is

also ill Tv,. Cell UI corresponds to a vertical line to the left of the

leftmost cell in the layout and hence there exists in G a path from

Vr

G is only constructed when there exists at least one moving tree. Let
movin!,!: tree. Then, there C'xists a paeh from
the path from

'IJr

to

Vk,

Vr

to

VI;

to every vertex of G. Graph
VI;

be a vertex representing a

ill G. Combining the path from

'V;

to

V

r

with

and using- the result that there exists a path from every moving tree to a

staying tree, gives the existence of a path from

Vi

to a vertex representing a staying tree.

WP. now turn to showing that the configuration generated by our alj:!;orithm has minimum total
wire lengtll. Let

GC I

be the constraint /!;raph generated during the final iteration and let Cf be the

corresponding configuration. If the wire length of Cf could be reduced further, then according to
Lemma ;3.2 we could locate in Gel a tight component containing a positive right-split able subgraph.
The last iteration failed to find a positive right-splitable subtree in the spanning forests representing
tight COlllP_OJJ~lIts and tll1lS n~p.ositive right-split able subgraph can exist in__the tight components
of r;cl' Hence, any further movement of the cells to the right either increases the total wire length
or leaves it unchanged.
Now consider the width of configuration Cf . Assume that CJ is not a configuration of minimum
width over all configurations having ntinimum total wire length.

Then, we can find a proper

subgraph (,'/ ofGcl such that (i) G/ contains cell VI, but does not contain cell Ur and (ii) pushing
all cells in (," aIle unit to the I'igllt without changing the positions of the other cells results in
another configuration and does not change the total wire length. Consider the potential of such a
graph G/. It has a potential of
cells

SUlllS

+1' since pot(uE) :::: +1

and the potential contributed by all other

up to O. This implies that Gel contains a positive right-splitable subgraph. However,

the last iteration failed to find a positive right-splitable subtree, which contradicts the existence
of (i/. HC'llc('. Cf is a ronfip.;uration havinp.; minimum width o\'C'r aU confignrations with minimuIll
total wire length.
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6.3

Time complexity

In this section we show that the number of iterations executed by our alp;orithm is at most nl" the
number of horizontal wires ill the layout.
The

al~orithm

determines positive right-split able subtrees in the directed forests representing

the tight components. As already stated, tllese subtrees may not correspond to right-splitable
sllbgraphs. Let
path frolll

Vi

Vi

be a. vertex in G representing moving or zero tree Tv;. If the length of shortest

to Vo is zero, then the cells corresponding to the vertices in Tv; do not move to the right

and Til, does not represent a right-splitable subgraph of the corresponding tight component. Hence,
it is possible that no cell moves to the right after the shortest path computation on G is completed
and the configuration generated is identical to the configuration at the beginning of the iteration.
When Tv; does not represent a right-splitable slIbgraph of tight component Gt, then we change
the spanning forest by including critical arcs and deleting all other arcs between moving, zero,
and staying subtrees. Obviously, the resulting spanning forest may again not contain a positive
right-splitable subtree corresponding to a right-splitable subgraph. We do not explicitly address
the issue of how many iterations are required to guarantee that a right-splitable subgraph is found.
We point out that there exist examples for which this takes O(n,,) iteration until a right-splitable
subgraph is generated. The argument we use to show that after at most

n},

iterations no moving

tt'ee-is-founa-relies ·on another property of the generated configurations.·
Assume that ill the (i - I)-st iteration of the algorithm at least one moving tree was identified
and Wf' thus f'xecute

all

i-th iteration, i ;::: 2. Let

Mi_1

(resp. M;) be the set of the vertices of the

constraint graph that l>elong to moving trees (i.e., have status uM" ) in the (i - 1)-st (resp. i-th)
iteration. We then have 0 < potUv/i_d $

ith.

The potential of lvI, is called the moving potential of

the i-th iteration. In Lemma 6.1 we show that the moving potential is strictly decreasing from one
iteration lo the othf'r. A straightforward consequence of this lemma is that the moving potential
is zero after at most
Lemma 6.1 1/ M,_I

nil

iterations.

i= 0 and i;::: 2,

then pot(Mi_l) > pot(M;).

Proof: We first show that a change in the status of a vertex cannot increase the moving potential;
i.e., pot(M,_.l ;::: pot(lvl;:). Since the moving potential only includes the potential of vertices in
moving trees,

WP

do not need to consider a change of status from US" to "Z" or from
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"z"

to "S".

Consider a vertex u that has either status "S" or "Z" in the (i - 1)-st and status "M" in tlte
i-th iteratiou. Assume in Lhe (i - 1)-st itp.ration u is in the staying tree T s (resp. zero tree T=:).
Since u has status "M" in the i-th iteration, we can locate in T s (resp. T;:) a right-splitable subtree

T.l,r (I·"S». T;:.,r) containing vertex 'u so that all the vertices in this right-splitable subtree have
status "M" in the i-th iteration. Observe that Ts,r (resp. T;:.,r) could be identical to T s (resp.
T;:.). Lemma .J.2 states that any right-splitable subtree of a staying tree has a negative potential.
Lemma .J.l states that any proper right-spUtabIe subtree of a zero tree has a negative potential.
Hence, pot(Ts,r) < 0 and pot(T;:.,r) :::; O. A vertex changing its status from "5" to "M" is thus
associated with a set of vertices in a staying tree all of which chan!!;e their status to "M" and whose
mntribntion to IJot(lv1i) is negative. On the other hand, a vertex changing its statns from "Z" to
·'~','I" is associatp.d with a sP.t of ....ertices in a zero tree all of which change their status to '1M" and

whose contribution to ]Jot(lvI;) is not positive.
The second change in status that needs to be considered is that of a vertex u having status "M"
in the {i - 1)-st iteration and having either status "S" or "Z" in the i-th iteration. Let Tm be the
moving tree containing vertex u in the (i - I)-st iteration. Since u does not have status "Mil in the
i-tit iteration, Till contains a left-splitable subtree Tm,1 such that u is a vertex in T7lI ,1 and no vertex
in Tm,l has status "M" in tIle i-th iteration. Lemma 4.1 states that any left-splitable subtree of a
movtng tree !1.'!S._pg,<;itive poten~i'-!J._

ThI§ implies

tl1.~tJ2QH'fm,d

>

o.

Hence, __the_change of status

ill vertex u is associated with a set of vertices all of which have no longer status "M" and whose
removal from Mi _ 1 reduces the moving potential by pot(TIII,d.
In order to complete the proof we need to show that in every iteration there exists at least one
vertE'X that induces a decrease in the moving potential. As shown above, among the changes ill
the status effecting the moving potential, only a change from status "Z" to "M" may not cause a
decrease. Since the (i - I)-st iteration is not the last one, at least one moving tree is identified.
Let Tm be one sllch moving tree which is represented by vertex V m in graph G, the graph used for
the shortest path computation during the (i - l)-st iteration. In the shortest path computation
on G we determine a shortest path from V m to a vertex representing a staying tree. Let
be this vertex alld its corresponding staying tree, respectively, and let P =< Vl, V2,
IH'

til(' shortf'st path from

V2· •• 'V/_1

t'1l(

=

/'1

to

1'"

=

'1'1,

V

s

and T~

••• , VI_I, 'V/

>

12:2. ,~r.l.o.g., assume that, when l 2: 3, \,{'rtices

represent zero trees T2 , ••• , TI_l. Let T' be the spanning tree generated at the end of the
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Fi,!!;ure- 8: A spanning tree ,!!;enerated at the cnd of (i - 1)-st iteration.
(i - l)-st iteration and which contains T], T2, ... T'_l, TI as subtrees and the arcs of the constraint

graph inducing the arcs on path P (i.e., the critical arcs).
In eve-ry tree T j , 2 ::; j ::; [-1, we identify two vertices
and

(Uj.ou!,·Uj+l,ill)

UI.i'l·

Uj,;n

and Uj,out, so that arcs

(Uj_l.ou!, Uj,lll)

are critical arcs. For Tm and T" we identify one vertex each, namely

Observe that there does Ilot have to exist a path between

for a possible situation. In the (i- l )-st iteration

Ul.out

Uj,in

and

has status "M" and

UI,OUI

and

Uj,oul

in T j . See Figure 8

UI,ill

has status "8" . If at

least aile of these two vertices changes its status in the i-th iteration, we have l)ot(Mi_l) > pot(M;)
and the lemma follows. Assume now that neither vertex changes its status. Observe that when
[ = 2 (i.e., .there_exists no zero tree hetween T m and T,,), the- contradiction follows immediately.
AssumE' thus l ~ ;.1. Vertex

U2,IJt

and all vertices in tree T 2 reachable from

"M" in the i-th iteration. VertE'x

u2,iJl

must have stattlS

maintaining status "S", implies that vertex

UI,in

havE' status "S" in the i·th iteration. Hence there exists a zero tree Tk such that
';M" and

Uk,oul

has status "S" or

az".

In order for this to happen,

Uk,out

UI-l,ou!

Uk,in

must

has status

is not reachable from

uk,in·

This implies that the vertices of a proper right-splitable subtree of Tk that contains vertex

Uk.in,

but not

Uk.oul,

are assigned status I'M". Since any proper right-splitable subtree of a zero tree

has negative potp.ntial, zero tree

causes a decrease in the moving potential and the lemma now

Tk

follows. 0
We are now able to describe why it is crucial to partition the spanning trees into moving,
zero, and staying trees and why two types of trees would not be enough. In order to reduce the
wire j('up.;th. it is not lll'CeSsary that
order to guarantee that in at most

7,(']'0

7th

trees move lo the right wheneve-r possible. lfowevN, in

iterations a configuration of minimum total wire length is
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~enerated,

to move

zero trees need to move to the right whenever possible. If we do not allow zero trees

alon~

with moving trees and thus view them as staying trees, we could only show that

pot(Mi_d ;::: pot(jVfd.

Movin~

trees would be stopped by zero trees that are not moving to the

right and the moving potential could remain unchanged over a number of iterations. It is not hard
to construct examples for which there is no change in the moving potential for O(nh) iterations.
Partitioning the trees into moving, zero, and staying trees reduces the moving potential formed
by all the vertices in the moving trees by at least one in each iteration. Hence, after at most

7th

iterations no Hlore moving trees are. identified and the algorithm terminates.
We can uow state the following result which summarizes the discussion of this section.
Theorem 6.1 Given a conjigumtion (L7u[ its c01!stmint graph, a conjiguration minimizing the total
Wi1"C

length can be genemtcd in O( nil· It log n) time, whe1'e

nh

is the number of h01'izontal wires and

n is the numbel' of cells in layout. Furthermore, this configuration

aL~o

has the minimum width

among all conjigumtiom; minimizing the total wire length.

7

Thadeoffs between the wire length and the layout width

In the previous sections we developed an algorithm that generates a configuration of minimum total
wire length which has minimum layout width among all configurations achieving this minimum total
wire length. In this section we consider additional relationships between the layout width and the
total wire length and generalize the concepts developed to other such compaction problems. For
any configuration C, let l11(C) be its width and I(C) be its total wire length.
Let C he a given configuration. In the mirLl-problem we are given, in addition to C, a width w
and we are to determine a configuration C· with w(C-) ::; w that has minimum total wire length
among all configurations havinj:!; a width of at most w. In the min_w-problem we are given a total
wire length I and are to determine a configuration C· with l(C-) ::; I that has minimum width among
all conngllTations having total wire length of at most 1. We show in Sections 7.1 and 7.2 that, given
the constraint graph corresponding to the initial configuration C, both problems can be solved in
O( nit . n log n) time. In Section 7.3 we consider the compaction process when a tradeoff between
the layollt width and the total wire lenj:!;th is spec.ified. More prec.isely, given a configuration C and
two constants
C- SllCh that

0'

0'.

and fl, n, f3 > 0, we show how to determine, in O( nil· n log n) time, a configuration

w(C)

+ f3 ·1(C-) ::; 0'. w(C/) + f3 .1(C'), for all other configurations C'.
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7.1

Compacting with a given width w

In this section we show how to solve the min_I-problem by modifying the wire-length minimizing
al,e;orithm presented in Section G. Assume the constraint graph Gc corresponding to the initial
confip;uration C has been determined. We next generate a configuration Cleft in which every cell
of configuration C is positioned as far to the left as possible. Configuration Cleft corresponds to
a confignration of minimum width and can be generated in O(nlogn) time [6]. If w(Clefd > w,
there pxists no solution to the minJ-problem. Otherwise, we add to configuration C'eft aU-shaped
cell that "encloses" all other cells. The two vertical sections of this new cell have unit width and
a heip;ht of h, where It is the height of the layout, and the horizontal section has unit height and
a lenp;th of w. The introduction of the U-shaped cell guarantees that no configuration having a
width larger than

10

is generated. We then apply Ollr wire-length minimizing algorithm to this

u

configuration. Let C be the confir;uration generated by our algorithm minimizing the total wire
length. Removing the U-shaped cell from configuration CLi results in a configuration C· representing
a solution to the minJ-problem.
Configuration C· satisfies w(C*) :::; wand l(C*) is as small as possible without exceeding width
'W.

However, the (.onfiguration generated does not necessarily correspond to a configuration of

minimum width among all configurations having a total wire length of l(C"). The reason for this
lies in the--fact-that our algorithm liilIDlllizmg the total wlre-Ie-ngth does not necessarily- minimize
the width of sublayollts in the r.onfigllration it generates, it only minimizes the overall width.
Removing the U-shaped cell leaves a sublayout to which this non-optimality could apply. However,
ill an additional O(nlogn) time we can generate from C· a configuration of total wire length l(C·)
and having minimum width. The approach for doing this is described in next.
Let Ge u and Ft3 be the constraint graph and the spanning forest representing the constraint
graph at the termination of the wire-length minimizing algorithm. From both structures we remov('
the U-shaped cell and, in order to preserve width w, we move cell UI (resp. Ur ) one position to
the right (resp. to the left). Let Gc- and F· be the new constraint graph and the spanning forest,
respectively. Forest P- contains a moving tree of potential +1 consisting of vertex
staying tree ofpotential-1 consisting only of vertex

Ur.

UI

only and a

P* can contain other moving trees; namely

moving trees whose movement to the right would decrease the total wire length, but increase in
the width. Hence, moving any of these moving trees to the right would cause cell Ur to move to
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the ri,e;ht as well. At the same time. forest P- can contain zero trees whose movement to the right
does not change the total wire length, but reduces the width (to be more precise, their movement
would aUow cell if[ to move to the right as well). We generate a configuration minimizing the
width by completing another iteration of the wire-length minimizing al,e;orithm with the followin,e;
modification. We assi,e;n vertex

U

r a potential of pot(u r ) =

-1- n"

and then identify moving,

staying, and zero trees in forest F-. This new potential guarantees that cell Ur remains at its
position. If possible, zero trees and the moving tree containing vertex

UI

move further to the ri,e;ht

ami thlIS reduce the initial width of w.

Summarizing the above discussion allows us to state the following theorem.
Theorem 7.1 Gillen a r:onfigumtion and its constraint graph, the mirLl-problem can be solved in
0(71,,,· J/.logn) time.

7.2

Compacting with a given total wire length l

Consider now the min_w-problem in which we are given a configuration CJ and a bound 1 and
are to determine a configuration C- having total wire length at most l and minimizing the width
among all those configurations. In tltis section we present an algorithm solving the min_w-problem
iII D( nil' n 10/1; n) time.
-- ---The first step of this algorithm genera'tl's- the-configuration minimizing fhe total wire length
hy using tIlE" algorithm presented ill Section G. Let CJ be the generated confi,e;ltration, Gc, be the

corrC'sponding constraint graph, and Fc, hp the spannin/1; forest representing Ge,. Similar to the
minJ-problem, if l(CJ) > 1, the min_w-problem has no solution. If I(CJ) = l, then CJ = C-. In
addition, if there exists a path from vertex

Ut

to vertex

UT

in Fc!, CJ represents a configuration of

minimum width and CJ = C·. When l(CJ) < l and there exists no path from
?;enerate the final configuration C· from CJ by executing at most
usin~

nit

UI

to

Ur

in Fc" we

iterations, with each iteration

O(nlogn) time.

Assume now that l(CJ) < l and that there exists no path from

Ut

to

Ur

in Fe l ' Configuration

C- is found by keepin/1; the position of cell Ur fixed and identifying, over a sequence of iterations,
cells whose movement to the right increases the total wire length to at most l, while reducing the
layollt width by as much as possible. Let Ci be the configuration and Fi be the tight spanning
forest representing the constraint graph at the beginning of the i-th iteration, i 2: 1, with C1 = C

J
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and F1 = Fer The objective of the i-th iteration is to partition the cells into two sets, 5/ and .'in
such that [!{ E .)/, lir E 5 n the potential of 51 is as large as possible, and moving the cells in 51 one
position to the right reduces the width of the layout by one. Similar to the approach used for the
wire-length minimizinj!; algorithm, we do not identify the cells belonging to .'il using the constraint
graph. Instead. we use forest F;. Forest Fi does not contain aU the arcs of weight 0 of the constraint
graph and thus identifying set .'if on Fi does not necessarily correspond to a collection of cells that
c<tn move to the right. During the iterations the forest representing the constraint graph changes
so that after at most

nil

iterations no further movement of cells to the right is possible without

exceeding a total wire length of l.
We next deseribe the i-th iteration

III

detail. Let T be the tree in Fi containing

Iwp;inning of the i-th iteration, there exists no path from

UI

to

Ur•

Vc>rtex

lt r

'IL/.

At the

lIlay or Illay not be

in tree T. The first step of the i-th itl'fatiou identifies in T a right-splital>le subtree of maximum
potential containing ve-rtex Uf, but not vertpx

Ur •

In order to guarantee that

Ur

does not get

included into the right-splitable subtree, we set pot(u r ) = -~ - nh. Observe that after tills change
in potential for vertex

'U r ,

any right-splitable subtree in forest Fi has negative potential. This holds

in the first iteration since Cl is a configuration of minimum total wire length. It holds in the later
iterations since the total wire length can only be reduced when cell Ur is pushed to the right as well.
In

ord~'('

t9. Bnd the rij!;ht-splitable_suhtree of maximum potenti.al in T, we invoke algorithm POT-

PRS(T, 'u,). The entry ]JoLm(T,

ud

generated by this algorithm represents the maximum potential

of the right-splitaille subtree of Fi containing vertex
this subtree by assigning to vertex

'ILl

'ILl

but 110t

1t r •

We identify the vertices in

the status "M" and invoking algorithm SM-STATUS(T, ud

for completing thl? status assignment. Let Tmr be this tree. Even though tree T ml has negative
potential, we refer to it as a moving tree (since its cells may move to the right). We apply algorithm
Z-STATUS to e-VNy tree in F i to identify the zero subtrees.
After llaving completed the status assignments described above, we partitioned forest F i into
tree TlIll containing vertex

'ILl,

a number of trees having potential zero, and a number of staying

trees one of which contains vertex

'lL r .

Let T sr be the staying tree containing vertex

'lL r •

The

cells corresponding to the vertices in staying tree can be viewed as forming set Sr defined earlier
for {]psrrihil1,2;

~h('

o\'C'rnll approach of the i-th itPTation. TIl(' secOIld step of the i-th iteration

m,

determines how much the cells corresponding to the vertices of tree T
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and the zero trees can

move to the right. This is done by using an approach similar to the one Ilsed in Section 6.1. We set
up a graph G in which every VP.rtp.x corresponds to a just identified tree and we use the constraint
graph to determine the arcs between the vertices. "Ve then determine the length of the shortest
path from the vertex representing tree T"'l and from every zero tree to a vertex representing a
staying tree. The length of every such shortest path represents the maximum distance the cells
mrresponding to the vertices of T m1 (or a zero tree) can move to the right. Assume the vertices
in every zero tree have moved to the right according to the length of the shortest path. Their
movement does not change the total wire length. Let d be the shortest path length determined for
the vertex representing Tml" [f d > 0, the cells corresponding to the vertices in T m1 can move at
least one unit to the right and doing so increases the total wire length by -pot{T"'1 \ {UI}) (recall
that pot(Tml \ {UI}) < 0). If l(C;) - d ·lJot(Tml \ {'!tl}) ::; l, we push the cells in T m1 d positions to
the right and update the constraint graph accordingly. If l(Ci) - d ·lJot{Tm, \ {ud) > l, we push
the rells in T"'l L(l-l(C;))j( -pot(Tml \ {ud))J units to the right and terminate the algorithm. In
this case any further decrease in the width would result in a total wire length exceeding l. If d = 0,
the cells in T"" cannot be pushed to the right.
The last step of the iteration generates forest Fi +!. Forest F i +! contains tree Tml' tree T sr ,
zero trees, the other staying trees, and the arcs in the shortest paths. Before proceeding with the
(i + 1)-st iterJ1.tioIl Yle check whether Jhe.r.e exists a path frolll u, to Ur in a tre.e of Fi+l. If there is,

the algorithm has fonnd configuration C-; i.e., C1-+ 1 = C-.
Theorem 7.2 Uivcn a configll1·ution mul its constraint graph, the 11lilLW~]J,.oblem can be solved in

O(nh·nlogn) time.
Proof: We first show that the algorithm described above generates a configuration of minimulll
width among all configurations having total wire length 1I0t more than l. Assume it does not.
Then, in the generated configuration, we could push cell Ut, together with other cells, to the right
without changing the position of cell Ur and without increasing the total wire length. In other
words, there would exist a partition of the cells into St and Sr so that VI E SI, Ur E ST and the
cdls in .'h can be pushed at least one unit to the right without changing the positions of the cells
ill 8 r . The termination rules llsed in the algorithm (the algorithm terminates when either there is

a path from

UI

to

Ur

in N or the total wire length is at least l) guarantees that we can not find

such a partition in the final confignration.
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It is clear that one iteration of the algorithm uses O(nlogn) time. We sketch the argument

similar to the one used in the proof of Lemma 6.1 showing that the algorithm terminates in at most

n" iterations.

Define the notion of a moving potential, as clone in Section 6.3, to be the potential of

the vertices in T 1ll1 • The movin/!; potential of the i-th iteration is pot(T"'I)' From the construction of
forest F';+l and the property that every right-splitable subtree of a staying tree detected during the
i-th iteration has negative potential, it follows that pot(Mi) > pot(Mi+t}. Since pot(Mt} S
moving potential decreases by at least 1 in each iteration, and pot(M;) ~
terminates after at most

7.3

Ith

Minimizing n . 'IV

-1, the

-t - nil, the algorithm

iterations. 0

+ f3 . I

In this ser.tion we show how to determine, in G( nIL' n log n) time, a configuration CoO that minimizes
n· -w(e")

+ r1·I(C·)

when

0:'

and {J aTe positive constants. Observe that the cases

0:'

= 0 and f3 = 0

r.orrespond to minimizing the total wire length and the width, respectively, and have already been
discllssed. Instead of minimizing n· w(C")

+ /3 ·I(C"'), we ntinimize 7· w(C") + l(C"),

where 7 = ~.

Depending on the relationship between 7 = ~ and nIL, the algorithm will proceed differently.
Assume first that 7 S nh. In this case we generate the final configuration C· by assigning to the
vertices

1t1

and

Ur

of the constraint /!;raph a potential depending on 7 and then use the algorithm

described in Section G. Recall that in our wire-length minimizing algorithm we set pol(ut} = +t
and pot(nr ) =

-to

-

-

---

Now we set pot(ut} = +7 and pot(u r ) = -7. Conceptually, tills corresponds

to introducinl!: 7 wires of unit width between cell U, and cell UT' For any configuration C, moving
cell lI r (resp. V,) one llnit to the right without changing the positions of the other cells results in
a configuration having

CO"

,.

(w(C)

+ 1) + l(C)

~ 7· w(C)

+"( + l(C) (..,p.

7· w(C) - ,

+ l(C)).

The total wire length of configuration C is 7· w(C) + I(C) and thus an algorithm minimizing the
total wire length minimizes the tradeoff function. With respect to the acltieved running time, we
a~ain reduce the potential associated with all moving cell by at least 1 in each iteration and thus

perform at most nil + 7 iterations. Hence, configuration C· is generated in 0((7 + nil) . n log n) =

D( nh

.n

log n) time.

For 7 = G(n,,), the approach described above resnlts in an G(nll . nlogn) time algorithm. For
7 = n(n,,), this algorithm still genPfates acorrE'ct configuration. but t11" time hound is O(7. nlo gn).
By lIsing a property of configuration C· and the algorithm solving the ntinJ-problem, we can achieve
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an O(nh ·nlogn) running time. Let Cleft be a configuration of minimum width. We start by showing
that when I > nJ" w(C-) = 111(CI~ftl; i.e., configuration C has minimum width. Clearly, we have
w(C) ~ w(Clefd. Assume now that w(C·) > 'W(CI~fd. Let Gc' and Gc r</, be the constraint graphs

of C· and Clr-ft, respectively. Since Cleft is a configuration of minimum width, the length of the
shortest path from UI to U r in Gcl ,/, is zero. Since w(C-) > w(CI~ft), the length of the shortest path
from

to U r in Gc' is positive. This implies that there exists a set of arcs whose removal partitions

Ut

(;c· into two snbgraphs GI and G r sHch that

weight of every arc going from a vertex in
it

UI

and

Ur

are in G, and GT! respectively, and the

Ch to a vertex in G r is positive. Thus, we can generate

new ('Qnfiguratiotl C' with w(C/) < w(C-) by keeping the cells corresponding to the vertices in G r

fixed at their position in C" and moving the ('.t'!\ls corresponding to the vertices in GI at least one
\mit to the right. This move! decreases the layout width by one unit and increases tlle total wire
ll~llgth

by at most

nh

units. Therefore,

1" w(C')

+ I(C')

< '" (w(C) - I) + (l(C)
< '" w(C)

+ "h)

+ I(C) + (n, -,)

< ," w(C") + I(C)
This contradicts the assumption that C· is a configuration minimizing I'W

+ l.

Hence, W(CI~Jt) =

'vLc-L
Tll!'! width of configuration Clrft can be determined
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O(n logn) time.

Once the width of

mufigllration C· is known, we use the algorithm for the minJ-problem described in Section i.1 to
generate configuration C·. We can thus state the following theorem.
Theorem 7.3 Given a configumtion and its constraint graph, a configuration C" minimizing the
tradeoff function

8

0"

'W

+ {J·l

can be generated in O(Uh' nlogn) time.

Extensions

In this section we show that the compaction algorithms presented in the previous sections are fairly
robust towards changes in the underlying model. A number of assumptions can be modified without
causin?; an increase in time complexity. The algorithms presented assumed the following model:
I. All wires have the same associated cost. Only the length of horizontal wires change during

the compaction and thus the function minimized when minimizing the total wire length is
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Li~ll(Hi), where l(H i ) is the length of horizontal wire ff;.

2. The constraint ,!!;raph is based on visibility between layout elements.

:3. Two vNtical wires incident to a comlllon horizontal wire and fonnin,!!; a "step" have a constraint between them; i.e., a wire is partioned into vertical and horizontal segments as shown
in Figure 2.
4. No jogs are introduced into the vertical wires.
5. Compaction is done in a l-layer environment; Le., we do not allow any overlap between layout
elements.
We llext show how eac.h one of th(lsP ;) assumptions can be relaxed and/or changed. Assume every
horizontal wire Hi has an integer cost

Ci

associated with it. Minimizing the total wire length

corresponds to minimizing Li~l

Ci

·l(Il;), where l(H i ) is the length of horizontal wire Hi. lly

viewing a horizontal wire of cost

Ci

as

Ci

horizontal wires of unit cost, our wire-length minimizing

algorithms minimize this new cost function. However, the running time is now O( C· n log n), where
(.' = L:~I

c,.

Having the quantity C enter the running time is reasonable as long as the c;'s are

small integers, but it is undesirable for arbitrarily large integers. We point out that by recasting
thc problem in terms of-the classical minimum cost network-flow and using Orlin's [2] algorithm,
lhe problem can be solved in O(nlo,!!;1/. 'nlo,!!;n) time.
While we defined the constraint graph as a graph containing information about the visibility
and distance between layout elements, no step of ollr algorithms makes use of this fact in a crucial
way. Non-visibility constraints inducing arcs with non-negative weight can easily be added and
the resulting constraint graph can be used by our algorithms. Observe that our algorithms do not
check whether the configuration described by the initial constraint graph is indeed feasible, but
assume that it is.
The constraint graph defined in Section 2 partitioned wires into vertical and horizontal wires as
shown in Figure 2. This partitionin,!!; does not allow vertical wires on "opposite sides" of a horizontal
wirc to slide freely. For cxample, we may want to allow the situation shown in Figure 9(a), as wcll
<1S

lit!:' ulle showH ill figuJ'l> 9(h). .--\ Silll[)le chall~e in lhe definition of the constraint graph allows

us to treat vertical wires this way. We chose the more restrictive version of partitioning the wires
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vertical wire V3

"

~ ":ii

VI

V2
(01

(b'

Fi?;ure 9: The length of the visible segment connecting two vertical wires.
since it lends itself to somewhat simplier constraint graph. For the alternative partitioning into
vertical and horizontal wires

WI.'

lise the following constraint graph. As before, we partition layout

I"OIllpOnents and vertical wires illto cl.'lls. In addition, every horizontal wire Hi introduces two cells,
one, Uj,l, corresponds to the left endpoint alld the other one, Vi,2, corresponds to the right endpoint
of wire Hi· These at most 21th

+ flu +

l/.r

cells form the vertices of the constraint graph. The arcs

of the constraint graph include the arcs based on the visibility and the distance between layont
components and vertical wires, as described in Section 2. In addition, we add the following arcs
incident to cells corresponding to endpoints of horizontal wires.
For each horizontal wire Hi,

WI'

add the arc

(Ui,t.

Ui,:l) whose weight is the length of horizontal

wire Hi. Let Vj be a_celLconnected to horizontal wire H~. If Uj is connected to Hi through a
vertical wire, we add an arc from Ui.l to lLj and an arc from Uj to

ILi,2.

The weight of arc

(Ui,l, Uj)

(resp. (-Uj,Ui.2)) is the distance between the left (resp. right) endpoint of wire Hi and the vertical
wire of [fj. In Figure 10 such a situation occurs between cell V2 and horizontal wire HI. Assume
that cell Uj is cOllnected to the left (resp. right) endpoint of wire II; through a layout component,
as, for e-xample, are cell U1 and the left endpoint of horizontal wire H 1 in Figure 10. In this case we
add the arc ('lLi,t. Uj) (resp. ('lLj,·Ui.2)) having weight zero to ensure that cell Vj remains attached
to the left (resp. right) endpoint of wire Hi. The potential of every vertex in the constraint graph
is set as follows. For vertices Ur and
11,;,1

11,/,

we have pot(u r ) =

-! and

pot(ut) =

+!.

Every vertex

has pot(Ui,1) = +1 and every vertex Ui,2 has pot(Ui,2) = -1. For every other vertex Uj, we

set pot(Uj) = O. Conceptually, when the cell correspondlng to a left (resp. right) endpoint of a
horizontal wire is pushed 1 unit to lite right without changing the positions of the other cells, the
total wire length decreases (resp. increases) by I unit. Given a configuration, this new constraint
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Figure 10: A layollt and its constraint graph.
g;raph can be built in

Oce nIl +

1t"

+ It r ) log (n" + It,, + 1l r ))

time. We then lise the constraint graph

without any (urther changes in our algorithms and determine the configuration minimizing the
total wire length in D(n" .nlogn) time.
The algorithms presented can change the length of the horizontal wires, but they do not introduce jogs into vertical wires. The positions in the vertical wires where jogs might be useful can be
bounded in terms of n v and n r . Foi=--the model used -i~ -the paper,

-every vertical edge of a layollt

component introdllces at most :2n" jogs and every vertical wire introduces at most 2n v jogs. Hence.
the totaillumber of positions in vertical wires where ajog might be beneficial is O(nv(n v + n r )).

These positions can be determined before the compaction algorithm is invoked. Hence, by splittinp;
the n" vertical wires into O(n"(n,,

+ n r» vertical

wires and running our algorithms on the result-

ing configuration, jogs are introduced whenever they reduce the total wire length or the layout
width. Of course, doing this does not guarantee any bound on the total number of jogs introduced. The overall running time is now O( N" . N log N), where N S; nv(?Lv + n r ) + nh

+ :2

and

Our algorithms and their extensions/modifications described above perform compaction in a
I-layer model. Another collllllonly nsed model is the 3-1ayer model in which layout components,
vertical wires, and horizontal wires are placed on a separate layer, respectively. Overlap between
layont elements placed on different layers is now allowed. By deleting arcs of the constraint graph
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that c.orrespond to r:onstraints no lon)?;er valid, our algorithms can perform compaction in a 3-layer
model. We omit any further details since they tend to be rather model-specific and do not introduce
new aspects to the problem.
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